1. Introduction {#sec1-nanomaterials-08-01060}
===============

Flexible electronics is an important development direction in the field of future electronics. Scientists can use flexible materials to fabricate advanced electronic devices, such as transistor arrays for optional folding and stretching, bendable flexible screens, or some sensors which can be integrated on the clothing \[[@B1-nanomaterials-08-01060],[@B2-nanomaterials-08-01060],[@B3-nanomaterials-08-01060],[@B4-nanomaterials-08-01060],[@B5-nanomaterials-08-01060],[@B6-nanomaterials-08-01060],[@B7-nanomaterials-08-01060],[@B8-nanomaterials-08-01060],[@B9-nanomaterials-08-01060]\]. Advances in various flexible electronic technologies, including solar cells, sensors and displays, have been driven by the use of flexible organic materials. However, organic-based semiconductors suffer from poor device performance due to their low carrier mobility and their chemical/thermal instability. Recently, the discovery of single-crystal Si nanomembranes (SiNMs) has fascinated the flexible electronics community because of their high carrier mobility, stable chemical/thermal properties and flexibility. Particularly, SiNMs released from silicon-on-insulator (SOI) become one of the best choices owing to their outstanding electrical properties, mature fabrication techniques and commercial feasibility at relatively lower cost \[[@B10-nanomaterials-08-01060],[@B11-nanomaterials-08-01060],[@B12-nanomaterials-08-01060],[@B13-nanomaterials-08-01060],[@B14-nanomaterials-08-01060]\].

For SiNMs, effectively doping them to form effective ohmic contacts and realizing low contact resistivity are both critical in realizing high speed operation. Nevertheless, many flexible substrates are soft and have very low processing temperature tolerance. For example, ITO/PET substrates just can withstand the highest temperature as low as 150 °C \[[@B11-nanomaterials-08-01060]\]. Hence, the traditional high-temperature processing cannot be directly used. This challenge has been partially overcome by employing a pre-doped (ion implantation and annealing before SiNMs release) SiNMs transfer and gate-last TFTs fabrication process \[[@B10-nanomaterials-08-01060],[@B11-nanomaterials-08-01060]\]. However, a low-temperature process to achieve a lower Metal/Si Ohmic contact is still urgently pursued.

On the basis of the works above, we reports a simple method that using ALD technology deposits TiO~2~ at a low temperature of 90 °C to further improve the contact between the source/drain regions and metal electrodes. Current-voltage characteristics of Ti/insertion layer (IL)/n-Si structures, XPS results of TiO~2~ and the normalized current-voltage characteristics of bendable single crystal silicon TFTs with different cycles of TiO~2~ are obtained and described in detail. By inserting titanium dioxide, good ohmic contacts are formed between the source/drain regions and metal electrodes. I~ds~ of bendable single crystal SiNMs TFTs increases 3--10 times than those without the TiO~2~ insertion layer. The TFTs, whose electrical properties keeps almost unchanged in 800 cycles bending with a bending radius of 0.75 cm, obtains the durability in bending test.

2. Materials and Methods {#sec2-nanomaterials-08-01060}
========================

2.1. Device Fabrication {#sec2dot1-nanomaterials-08-01060}
-----------------------

[Figure 1](#nanomaterials-08-01060-f001){ref-type="fig"} schematically illustrates the cross section of the two kinds of bendable single crystal silicon TFTs built on ITO/PET substrates and the devices fabrication process. [Figure 1](#nanomaterials-08-01060-f001){ref-type="fig"}a shows structure schematic of a bendable single crystal silicon TFT without inserting TiO~2~ and [Figure 1](#nanomaterials-08-01060-f001){ref-type="fig"}b shows structure schematic of a bendable single crystal silicon TFT with inserting different cycles of TiO~2~. [Figure 1](#nanomaterials-08-01060-f001){ref-type="fig"}c shows that the devices fabrication process was started with silicon-on-insulator wafer (SOI) (Soitec by Smartcut with 200 nm top Si which is doped boron whose level is 1 × 10^14^ cm^−3^ and 200 nm buried oxide). In our process of making n-channel TFTs, the source/drain regions were first formed on the SOI substrate via phosphorus ion implantation with a dose of 5 × 10^15^ cm^−2^ and an energy of 30 keV followed by annealing in RTP at 1000 °C for 20 s in N~2~ ambient to activate the implanted dopants. The doping concentration of the contact area is \~10^19^ cm^−3^. SOI wafer was patterned by lithography to form the hole patterns. RIE was used to etch the holes. 33% hydrofluoric acid (HF) etched buried oxide (SiO~2~) through a lot of etching holes above SiO~2~ \[[@B15-nanomaterials-08-01060],[@B16-nanomaterials-08-01060],[@B17-nanomaterials-08-01060],[@B18-nanomaterials-08-01060],[@B19-nanomaterials-08-01060]\]. Completely etching buried oxide took about 48 h so that the top Si dropped on the bottom silicon substrate by Van der Waals force \[[@B20-nanomaterials-08-01060],[@B21-nanomaterials-08-01060],[@B22-nanomaterials-08-01060]\]. Deionized water was used to wash away residual HF to be ready for transfer. In order to avoid being dislocated and scattered of the SiNMs which was immersed in HF, we designed the mask including a lot of 1 × 1 cm units so that the SiNMs formed a very large area. Even if the buried oxygen was completely etched off, there was no displacement and scatter of the SiNMs on the bottom Si. At the same time, this design increased the transfer area reaching 1 cm^2^. A flat piece of polydimethylsiloxane (PDMS) was brought into conformal contact with the top surface of the wafer and then rapidly peeled back to pick up SiNMs. The interaction between SiNMs and PDMS is sufficient to pick up SiNMs with good efficiency, nearly 100%. A flexible ITO/PET substrate served as the target substrate. The target substrate was washed with acetone and alcohol, rinsed with deionized water and then dried with a stream of nitrogen. Treating the ITO/PET substrate with a short O~2~ plasma (20 sccm O~2~ flow with 50 W rf power for 10 s) promoted adhesion between it and a spin coating dielectric layer of epoxy (4000 rpm for 30 s of SU8-2002). Then the SiNMs on PDMS was brought against the epoxy layer (SU8-2002). SiNMs was transferred to the ITO/PET substrate by gently pressing and slowly peeling up PDMS. The epoxy layer was cured at 100 °C for 1 min, exposed to UV light from the backside of the sample for 10 s and finally post-baked at 100 °C for 1 min. Photolithography defined a pattern on the substrate. RIE etched the Si to form MESA. O~2~ plasma was used to remove photoresist. After 5% HF solution immersion for 2 min and de-ionized water rinse for 2 min, N~2~ gun blew dry the samples. Then the samples were immediately loaded into PicosunTM R-200 Advanced ALD chamber. Titanium tetrakis (dimethylamide) (TDMATi) was used as Ti source and H~2~O was used as oxygen source. During the process, TDMATi source bottle was heated to 120 °C and the N~2~ carrier flow was set to 15 standard cubic centimeter per minute (sccm), pulse time and purge time were 100 ms and 40 s respectively. For oxygen source, the N~2~ carrier flow was set to 15 sccm, pulse time was 100 ms and purge time was 40 s. The whole deposition process was carried out at 90 °C. There were two different cycles of 5 and 10. Using these two conditions formed \~0.5 and \~1 nm TiO~2~ on the SiNMs, respectively. Photolithography defined a pattern on the samples. Put them into a PRO LINE PVD 75 SYSTEM (Kurt J. Lesker Company, Pittsburgh, PA, USA) to deposit Ti (100 nm) by electron beam evaporation. Finally, the source and drain metal contacts formed on the low-resistive source and drain regions followed by lift-off without any further thermal treatment.

2.2. Device Characterization {#sec2dot2-nanomaterials-08-01060}
----------------------------

Etching depth of SiNMs was measured by Stylus Profiler (Bruker Dektak XT, Bremen, Germany). The XPS testing of TiO~2~ samples was performed on Thermo escalab 250Xi (Thermo Fisher Scientific, Waltham, MA, USA) using monochromatic Al-Ka (1486.6 eV) as the radiation source. The I--V characteristics of Ti/insertion layer (IL)/n-Si metal-insulator-semiconductor (MIS) structures and bendable single crystal silicon TFTs were both measured by using Keithley 1500 semiconductor characterization system (Tektronix, Inc., Beaverton, OR, USA). All the measurements were performed under ambient atmosphere at room temperature without encapsulation.

3. Results and Discussion {#sec3-nanomaterials-08-01060}
=========================

[Figure 2](#nanomaterials-08-01060-f002){ref-type="fig"}a presents a schematic cross-sectional view of the Ti/insertion layer (IL)/n-Si metal-insulator-semiconductor (MIS) structures with different ALD cycles. [Figure 2](#nanomaterials-08-01060-f002){ref-type="fig"}b shows a high magnification optical images of the MIS structure whose Ti pad diameter is 300 μm. [Figure 2](#nanomaterials-08-01060-f002){ref-type="fig"}c shows the I--V characteristics of Ti/insertion layer (IL)/n-Si (doping level is \~10^19^ cm^−3^) MIS structure with different ALD cycles. It is obvious that the characteristic curve of devices without TiO~2~ (0 cycle) is curving which is a typical Schottky contact. It indicates that even if the source/drain area is heavily doped, Ti/n-Si (doping level is \~10^19^ cm^−3^) will not form a good ohmic contact without any treatment. Amazingly, the characteristic curves of devices which are deposited by the TiO~2~ insertion layer are all typically good ohmic contacts. The contact resistance of 5 cycle is the smallest and the contact resistance of 10 cycle is the second smallest. However, with the increase of the cycle (the thickness of TiO~2~), the contact resistance becomes greater and greater. The explanation for this is that the thickness of titanium dioxide exceeds a certain value leading to carriers passing through the insertion layer at lower tunneling rate \[[@B23-nanomaterials-08-01060],[@B24-nanomaterials-08-01060]\]. This will reduce the current, with presenting a larger contact resistance. Therefore, we chose 5 and 10 cycles of titanium dioxide inserting into the TFTs to compare those without titanium dioxide insertion layer.

[Figure 3](#nanomaterials-08-01060-f003){ref-type="fig"}a shows the XPS results of Ti 2p of samples for 20 cycles and 300 cycles of ALD process and all the XPS results are calibrated with C 1 s peak at 284.8 eV \[[@B23-nanomaterials-08-01060],[@B24-nanomaterials-08-01060]\]. The two curves have two distinct peaks at about 458--459 eV and 464--465 eV, which represent for Ti 2p3/2 and Ti 2p1/2 peaks and are consistent with typical values of TiO~2~. [Figure 3](#nanomaterials-08-01060-f003){ref-type="fig"}b shows that O 1 s results with thin TiO~2~, shoulder left to O 1 s peak is obvious. This shoulder located at 531.5 eV represents for oxygen vacancies and it indicates that thin sample has more oxygen vacancies. The illustration in the upper left corner shows the fitting curve of 300 cycles. It can be seen that the peak of oxygen vacancies is not obvious. In conclusion, there are some oxygen vacancies in thin TiO~2~ film, which will dope TiO~2~ and make it more conductive \[[@B24-nanomaterials-08-01060]\]. Due to the presence of a donor band related to oxygen vacancies which can provide more electrons, TiO~2~ behaves as an n-type semiconductor and exhibits good electrical conductivity.

[Figure 4](#nanomaterials-08-01060-f004){ref-type="fig"}a--d presents the normalized current-voltage characteristics of TFTs with different cycles of TiO~2~. As shown in the figure, the I~ds~ of 0 cycle is the smallest. The I~ds~ of 5 cycle is the greatest. [Figure 4](#nanomaterials-08-01060-f004){ref-type="fig"}d shows the I~ds~ of 0, 5, 10 cycle at V~gs~ = 5 v. It presents that the current of 10 cycles is three times the 0 cycle one. The current of 5 cycles is ten times the 0 cycle one. These results are consistent with results of [Figure 2](#nanomaterials-08-01060-f002){ref-type="fig"}c. The reason is that inserting the titanium dioxide of appropriate thickness between Ti and n-Si can effectively restrain the Fermi energy level pinning effect of n-type silicon so as to improve the Ti/n-Si ohmic contact, reduce the contact resistance and increase the current driving ability.

[Figure 5](#nanomaterials-08-01060-f005){ref-type="fig"}a presents transfer characteristics of TFTs with different cycles of TiO~2~. I~on/off~ of 0 cycle is 10^2^, 5 cycles is 10^4^ and 10 cycles is 10^3^. I~on~ of 0 cycle is smallest, 5 cycles is largest and 10 cycles is medium. This result is consistent with results of [Figure 2](#nanomaterials-08-01060-f002){ref-type="fig"}c and [Figure 4](#nanomaterials-08-01060-f004){ref-type="fig"}d. Thin TiO~2~ which restrains the Fermi energy level pinning effect of n-Si can improve the interface contact between Ti/n-Si contributing to increase I~ds~ \[[@B23-nanomaterials-08-01060],[@B24-nanomaterials-08-01060],[@B25-nanomaterials-08-01060]\]. I~off~ of 0 cycle is largest, 5 cycles is smallest and 10 cycles is medium. For transistors, the smaller the I~off~, the better the performance of the device. After analysis, it may be that ALD growth of titanium oxide plays anneal role so that the interface contact between epoxy layer (SU8-2002) and SiNMs is better than that without depositing TiO~2~. It promotes the ability to control current of gate electrode. To test this conjecture, we put the TFT without depositing TiO~2~ into ALD annealing at 90 °C for 5 min (the time of depositing 5 cycles TiO~2~) and then compared the transfer characteristics with unannealed one. Results are as [Figure 5](#nanomaterials-08-01060-f005){ref-type="fig"}b shown, the I~off~ of without TiO~2~ but with annealing is an order of magnitude smaller than that without TiO~2~ and without annealing, which is consistent with results of [Figure 5](#nanomaterials-08-01060-f005){ref-type="fig"}a. Hence, it indicates that even if annealing at 90 °C can also improve the interface contact between epoxy layer (SU8-2002) and SiNMs with reducing interface defects and enhancing the ability to control current of gate electrode to reduce I~off~. Thus, the combination of the inserted TiO~2~ layer and very low-temperature annealing process improves the metal/Si ohmic contact.

[Figure 6](#nanomaterials-08-01060-f006){ref-type="fig"}a is an image of the flexible TFTs fixed on a probe station with the bending radius of 0.75 cm. [Figure 6](#nanomaterials-08-01060-f006){ref-type="fig"}b shows the digital photographs of the flexible TFTs. [Figure 6](#nanomaterials-08-01060-f006){ref-type="fig"}c shows an image of one device of TFTs under an optical microscope. [Figure 6](#nanomaterials-08-01060-f006){ref-type="fig"}d shows a bending test of the flexible TFTs with a bending radius of 0.75 cm. Obtaining the durability in bending conditions is essential to wearable applications \[[@B26-nanomaterials-08-01060]\]. The electrical properties of the devices do not change significantly in 800 cycles with a bending radius of 0.75 cm, confirming a reliable performance for flexible operations.

4. Conclusions {#sec4-nanomaterials-08-01060}
==============

A simple method was used to improve Ti/n-Si contact characteristics by inserting ALD deposited TiO~2~. The fabrication temperature of inserting ALD deposited TiO~2~ is below 120 °C which is the highest temperature plastic can withstand. Hence, we were able to combine this method into the manufacture of flexible thin film transistors. The results show that this method is not only feasible but also effective. It can change the Schottky contact into a satisfactory ohmic contact so that increase current drive capability. The electrical properties of the flexible TFTs do not change significantly with bending 800 cycles, confirming a reliable performance for flexible operations.
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![(**a**) Structure schematic of a bendable single crystal silicon TFT without inserting TiO~2~. (**b**) Structure schematic of a bendable single crystal silicon TFT with inserting different cycles of TiO~2~. (**c**) Schematic illustration of fabrication process for bendable single crystal silicon TFT.](nanomaterials-08-01060-g001){#nanomaterials-08-01060-f001}

![(**a**) Schematic cross-sectional view of the Ti/insertion layer (IL)/n-Si metal-insulator-semiconductor (MIS) structures with different ALD cycles. (**b**) A high magnification optical images of the MIS structure whose Ti pad diameter is 300 μm. (**c**) The I--V characteristics of Ti/insertion layer (IL)/n-Si (doping level is \~10^19^ cm^−3^) MIS structure with different ALD cycles.](nanomaterials-08-01060-g002){#nanomaterials-08-01060-f002}

![(**a**) The XPS results of Ti 2p of samples for 20 cycles and 300 cycles of ALD process. (**b**) The XPS results of O 1 s with thin TiO~2~, shoulder left to O 1 s peak is obvious. The illustration in the upper left corner shows the fitting curve of 300 cycles.](nanomaterials-08-01060-g003){#nanomaterials-08-01060-f003}

![The normalized current-voltage characteristics of the thin film transistor devices on PET substrate with different cycle of TiO~2~. (**a**) The thin film transistor devices on PET substrate with 0 cycle of TiO~2~. (**b**) The thin film transistor devices on PET substrate with 10 cycles of TiO~2~. (**c**) The thin film transistor devices on PET substrate with 5 cycles of TiO~2~. (**d**) Shows the normalized current-voltage characteristics of the thin film transistor devices on PET substrate whose I~ds~ of 0, 5, 10 cycles at V~gs~ = 5 v.](nanomaterials-08-01060-g004){#nanomaterials-08-01060-f004}

![(**a**) Transfer characteristics of TFTs on ITO/PET substrates with different cycles of TiO~2~. (**b**) Transfer characteristics of the annealed TFT which are not deposited TiO~2~ on ITO/PET substrates compared with one without annealing.](nanomaterials-08-01060-g005){#nanomaterials-08-01060-f005}

![(**a**) The image of the flexible TFTs fixed on a probe station with the bending radius of 0.75 cm. (**b**) Shows the digital photographs of the flexible TFTs. (**c**) Shows an image of one device of TFTs under an optical microscope. (**d**) Shows the electrical characteristics of the flexible TFTs with a bending radius of 0.75 cm after being bent several times.](nanomaterials-08-01060-g006){#nanomaterials-08-01060-f006}
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